

11/13/98  
JC560 U.S. PTO

"Express Mail" mailing label No. EL184214460US

Date of Deposit November 13, 1998

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Bernardo Caycedo

(Typed or printed name of person mailing paper or fee)

(Signature of person mailing paper or fee)

JC525 U.S. PTO  
09/192164  
11/13/98

Patent  
Attorney's Docket No. 014823-116

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

UTILITY PATENT  
APPLICATION TRANSMITTAL LETTER

**Box PATENT APPLICATION**

Assistant Commissioner for Patents  
Washington, D.C. 20231

Sir:

Enclosed for filing is the utility patent application of Shawn Smith, Hari Balachandran and Jason Parker for IC TEST SOFTWARE SYSTEM FOR MAPPING LOGICAL FUNCTIONAL TEST DATA OF LOGIC INTEGRATED CIRCUITS TO PHYSICAL REPRESENTATION.

Also enclosed are:

7 sheet(s) of [ ] formal  informal drawing(s);

Other: a postcard.

The unexecuted declaration of the inventor(s)  also is enclosed  will follow.

The filing fee has been calculated as follows [ ] and in accordance with the enclosed preliminary amendment:

<b>C L A I M S</b>					
	<b>NO. OF CLAIMS</b>		<b>EXTRA CLAIMS</b>	<b>RATE</b>	<b>FEE</b>
Basic Application Fee					\$760.00
Total Claims	9	MINUS 20 =	0	x \$18.00	0
Independent Claims	2	MINUS 3 =	0	x \$78.00	0
If multiple dependent claims are presented, add \$260.00					0
Total Application Fee					760.00
If verified Statement claiming small entity status is enclosed, subtract 50% of Total Application Fee					0
Add Assignment Recording Fee of \$40.00 if Assignment document is enclosed					0
<b>TOTAL APPLICATION FEE DUE [FEE NOT INCLUDED]</b>					<b>\$760.00</b>

Please address all correspondence concerning the present application to:

Robert E. Krebs  
 Burns, Doane, Swecker & Mathis, L.L.P.  
 P.O. Box 1404  
 Alexandria, Virginia 22313-1404.

Respectfully submitted,

BURNS, DOANE, SWECKER & MATHIS, L.L.P.

Date: November 13, 1998  
 By: Michael J. Ure  
 Michael J. Ure  
 Registration No. 33,089

P.O. Box 1404  
 Alexandria, Virginia 22313-1404  
 (650) 854-7400

PATENT  
Attorney Docket No. 014823-116

BE IT KNOWN, that WE, SHAWN SMITH, HARI BALACHANDRAN and JASON PARKER, have invented new and useful improvements in

**IC TEST SOFTWARE SYSTEM FOR MAPPING LOGICAL  
FUNCTIONAL TEST DATA OF LOGIC INTEGRATED CIRCUITS  
TO PHYSICAL REPRESENTATION**

RECEIVED  
U.S. PATENT AND TRADEMARK OFFICE

"Express Mail" Mailing Label No. EL184214460US

I hereby certify that the enclosed papers are being deposited with the United States Postal Service with "Express Mail Post Office to Addressee" service under 37 C.F.R. § 1.10 on the date indicated below and is addressed to Box Patent Application, Assistant Commissioner for Patents, Washington, D.C. 20231 on:

Date: November 13, 1998.

By: \_\_\_\_\_

Bernardo Cayzedo

**IC TEST SOFTWARE SYSTEM FOR MAPPING LOGICAL FUNCTIONAL TEST DATA OF LOGIC INTEGRATED CIRCUITS TO PHYSICAL REPRESENTATION**

**BACKGROUND OF THE INVENTION**

**1. Field of the Invention**

The present invention relates to integrated circuit (IC) chip test software systems.

**2. State of the Art**

Digital semiconductor chips may be divided into two main categories, memory chips and logic chips. A microprocessor is one example of a logic chip. Digital semiconductor chips are designed by skilled chip designers using sophisticated software tools. Because of the difficulty of testing such chips, a field known as Design For Test (DFT) has emerged. One DFT technique involves designing into the chip one or more "scan chains" that may be used to write and read portions of the chip that would otherwise be inaccessible. Layout tools are used to lay out a chip design onto silicon. The resulting chip layout may be represented in the form of a netlist, i.e., a list of low-level design cells and the interconnections between them. The chip layout may also be represented in the form of a physical design file representing multiple layers of polygons. Once the design is completed, the part is "taped out" (i.e., files representing the chip are written to tape or disk). One format used for such files is the GDSII format. A mask house then makes photomasks used to manufacture the chip.

Both memory chips and logic chips require production monitoring and testing. Production monitoring is performed using "in-line" inspection equipment, and production testing is performed using "end-of-line" test equipment. In-line inspection equipment inspects entire semiconductor wafers, each of which may have formed thereon hundreds of chips. End-of-line test equipment performs "binsort functional test" on semiconductor wafers in which the pads of chips are contacted and the chips "exercised." At the conclusion of functional test, parts are "binned"

PCT/US2001/030000

(typically, placed in different categories within an electronic record) according to the test results.

Apart from production testing is failure analysis. Failure analysis attempts to identify the cause of failures of chips of a particular chip design after those failures have been detected during production (or prototype) testing. Failure analysis may typically require more detailed failure information than just a bin code. Detailed failure information is typically obtained by retesting a limited number of packaged parts.

Memory chips, because of their structure as regular arrays of memory cells, readily lend themselves to failure analysis. A memory chip may be tested by performing a series of read and write operations to the memory chip. Errors in read/write testing may be pin-pointed as likely physical defects at readily-identifiable locations on the chip. Alternatively, the memory chip design may contain built-in self-test (BIST) capabilities. In either case, functional test results can be “bitmapped” to failure locations on the memory chip. In memory bitmapping, electrical failures are localized within a relatively small physical “trace” on the die.

Process flow in accordance with conventional memory bitmap testing is illustrated in Figure 1. A wafer is subjected to both in-line inspection (right-hand column) and end-of-line testing (left-hand column). In-line inspection may be performed, for example, using optical inspection equipment such as the KLA21xx series available from KLA Tencor. In-line inspections produce defect files containing X,Y location optical defect information. This information may then be output in any convenient format, an example of which is a format used by the Yield Manager tool of the present assignee, Knights Technology. End-of-line testing is performed using a tester, sometimes referred to as ATE (Automatic Test Equipment). The tester identifies failed memory locations. This information is processed to identify X,Y defect locations. The X,Y defect information may also be output to the Yield Manager tool. Because in-line and end-of-line defect information is in

the same format within the Yield Manager tool, a combined defect overlay may be obtained, enabling “killer defects” (defects that render a part non-functional) to be identified. In particular, if the locations of a defect and a failure coincide, the defect may be presumed to be a killer defect, i.e., a direct cause of the failure, in which case trouble-shooting would then focus on the production process rather than the underlying design of the part.

As a result of the greater testability of memory chips, yield enhancement organizations within semiconductor manufacturing plants, or fabs, have long relied on memory chips to de-bug a given generation of technology. Yield enhancement engineers have typically used a memory production line to monitor the production process and ensure yield on other production lines of logic products using the same technology. For yield enhancement of memory chips, in-line defect inspection tools have been used, together with end-of-line functional test bitmap results. Memory bitmap failure data may be further summarized into failure categories (e.g., single-bit failure, column failure, row failure, etc.).

Given coordinates of memory failures, failure analysis engineers can use a variety of “physical deprocessing” methods to identify the root cause of the failure. Based on the failure category, engineers can estimate where in the production process the failure occurred (e.g., the polysilicon layer deposition step, the metal 1 layer deposition step, etc.).

However, in recent years, the market share of logic products within the semiconductor industry has greatly increased, resulting in many new “logic-only” fabs being brought on-line. Unfortunately, without the benefit of a “memory line monitor,” logic-only fabs cannot take full advantage of yield enhancement techniques developed within the industry over many years. The logic-only yield enhancement engineer today is severely handicapped when compared to counterparts in fabs that run memory products. Heretofore, there has been no way to “bitmap” area of logic within a chip. Furthermore, logic chip functional test results do

not provide a starting point for the physical coordinates of failures within a failed die.

The most advanced logic chip designs contain scan testing. Scan testing breaks the logic real estate of a chip into many discrete chains of logic which can be tested individually for basic functionality. Scan testing enables a list of failing signals to be identified. However, even after a list of failing signals is produced for a given die, it is still not possible to find the physical location of the failure because each failing signal may contain hundreds of transistors within its “cone of logic,” and there are usually multiple failing signals. Traditional logic chip yield enhancement techniques therefore rely heavily on correlation of bin sort functional test results to anticipate and correct semiconductor process issues. This approach suffers from several drawbacks, including: the inability to relate a particular bin’s fallout to a suspect process level; the inability to distinguish pre-packaging yield issue from packaging yield issues; and the inability to establish a clear link between large populations of failed die.

Failure analysis may make use of a known electrical diagnosis process whereby a diagnostic list of suspected failing nets may be obtained as shown in Figure 2. Packaged devices having BIST (scan) capabilities are tested using a tester. Scan failure data is translated into format that can be used by an ATPG (Automatic Test Pattern Generation) tool, e.g., an ATPG tool used previously to generate test pattern files used by the tester. The ATPG tools uses the translated test data, together with the test pattern files, setup files, one or more ATPG diagnostic models, and design information from a design database in order to identify suspected failing nodes, output in the form of a diagnostic list (Figure 3).

CAD navigation tools have been developed to aid in failure analysis. CAD navigation refers to the ability to point and click within a circuit layout display and by so doing automatically drive a piece of equipment such as FIB (Focussed Ion Beam) equipment to that location on the chip. CAD navigation also allows a user

REDACTED

to specify the name of a net, causing the corresponding layout to be displayed. One such CAD navigation tool is the Merlin Framework CAD navigation tool of the assignee Knights Technology. This tool takes netlist information, layout information, and cross-reference files relating the two and produces a unified database in a Knights-proprietary format having an efficient indexing structure. Referring more particularly to Figure 4, the process of creating such a Knights database is illustrated in greater detail. A SPICE-formatted netlist is converted (if required) to a suitable netlist format. Data from a Schematic Verification database is converted (if required) to obtain cross-reference files cross-referencing net names and numerical net identifiers. Layout data is converted (if required) to a suitable polygon layout format. An MMapper routine uses the netlist, cross-reference files and polygon layout files in the following manner to produce a database suitable for CAD navigation.

#### SUMMARY OF THE INVENTION

The present invention, generally speaking, takes advantage of the foregoing capability to determine and display the X,Y location corresponding to a net name, by translating functional test data of a digital logic chip passed through a simulation model which identifies one or more defective nets of the chip. The defective nets are processed against a database of the foregoing type to obtain X,Y coordinate data for these nets, allowing them to be data logged as physical traces on the chip layout. In accordance with an exemplary embodiment, this mapping is performed by taking the output from a functional tester and translating it from a list of failed scan chains into a list of suspected netlist nodes. The X,Y coordinates of suspected netlist nodes are then identified and stored in a database, providing failure analysis and yield enhancement engineers a starting point for performing failure analysis and for immediately understanding whether "in-line" inspection data can account for a given failure. These nodes may then be crossmapped from the circuit design onto the chip's layout for each of multiple photomask layers

@SEPTENTRION

within the design. Detailed failure data is gathered and stored at the wafer stage as part of a comprehensive program rather than on an as-needed basis at the packaged part stage. A voluminous amount of high-quality data is therefore obtained in an entirely automated fashion, as opposed to obtaining a comparatively minuscule amount of lesser-quality data in an exceedingly laborious fashion.

#### BRIEF DESCRIPTION OF THE DRAWING

The present invention may be further understood from the following description in conjunction with the appended drawing. In the drawing:

- Figure 1 is a block diagram of a known memory bitmap process flow;
- Figure 2 is a block diagram of a known electrical diagnosis process flow;
- Figure 3 is an example net/node list obtained from a circuit analysis tool;
- Figure 4 is a more detailed flow diagram illustrating the manner in which a known database suitable for CAD navigation is produced;
- Figure 5 is a block diagram of a Logic Map process flow in accordance with the present invention;
- Figure 6 is a generalized representation of Logic Map process flow;
- Figure 7 is a magnified view of an overlay of defect data and logic-mapped failure data;
- Figure 8 is an example of a killer ratio chart;
- Figure 9 is an example of a defect intensity stackmap;
- Figure 10 is an alternative representation of Logic Map process flow;
- Figure 11 is a diagram of a Logic Map system in accordance with one embodiment of the invention; and
- Figure 12 is a more detailed flow diagram helpful in understanding an example of one specific implementation of the Logic Map process.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to Figure 5, process flow in accordance with a Logic Map process is shown. The wafer is assumed to have scan test capabilities. In-line

DRAFT - 4/11/2008

inspection is performed as described previously in relation to Figure 1. End-of-line testing, because the wafer is a logic product and not a memory product, is substantially different. As described in greater detail hereinafter, end-of-line testing produces an "ATE datalog". Using the ATE datalog and other information, a diagnosis step then follows using an ATPG tool. The diagnosis step produces a diagnostic list of suspected failing nets. This information is processed together with design information to identify X,Y defect locations. The X,Y defect information may also be output in any desired format, e.g., the Yield Manager format. Because in-line and end-of-line defect information is in the same format, a combined defect overlay may be obtained, allowing killer defects to be readily identified.

The logical-to-physical translation of failure data is accomplished by a process referred to herein as Logic Map. Logic Map allows the X,Y coordinates of failing netlist nodes to be generated. A generalized representation of the flow of data in the Logic Map system is shown in Figure 6. Logic Map begins with wafer-level functional testing, which produces a functional test output file (e.g., an ASCII file). Once a functional test output file has been obtained, known methods may be used to post-process the functional test results and convert them into a list of failed signals suitable for input into a design diagnostic model. Various commercial circuit analysis tools provide for design diagnostic modeling. One such tool is the FastScan circuit analysis tool of Mentor Graphics.

The converted functional test output file is input to a circuit analysis tool. The function of the circuit analysis tool is to produce a list of suspected failing nets. An example of such a list is shown in Figure 3.

The precision with which the suspected netlist vectors identify failure locations depend on the adequacy of the design diagnostic model, or simulation model. The circuit designer's input is needed to establish an accurate and efficient model of a design. In some cases it may be necessary to modify the circuit simulation in order to obtain a suitable balance between the number of suspected fail vectors and

the time required for circuit analysis.

In the design role, simulation models are intended to use as much computing time as necessary to find the minimum number of suspected failed netlist nodes. For example, for a circuit designer to run a simulation model of one failed die make take several minutes to one hour to produce one or two suspected failure vectors. This manner of operation is consistent with the role the circuit analysis tool usually plays in circuit design and verification. To adapt the simulation model to translate functional test data within a production wafer fab, the output datastream of suspected netlist nodes is caused to be much higher than in the circuit design and verification role. In order to provide real-time failure information via logic mapping, the simulation model running in a production fab should be able to diagnose a failed die within one minute, even if that means that the list of suspected failing nodes will be larger (e.g., 3 to 10 nodes).

Furthermore, to allow for production use, the simulation model is adapted to run in batch mode, or background mode. Hands-off, continuous processing of test data and enterprise-wide, real-time distribution of results is thereby achieved.

When operating in batch mode, the output of the simulation model is continuously directed to a translator for conversion to a standard defect file format. A suitable translator is provided by the Merlin CAD navigation framework software of the present assignee, Knights Technology. The framework software converts the output datastream of suspected failing nodes to a physical bitmap file using layout data for the wafer. The framework software also allows the physical bitmap may be overlaid onto the device layout as a layout trace, as shown in Figure 7. The layout trace may be displayed in as many dimensions as there are photomasks. Preferably, each photomask level's trace of the suspect failing netlist nodes is output into a separate file so that precise correlations with in-line defect data can be made (i.e., metal defects can be compared to a suspected node's fail trace at the metal photomask).

2025 RELEASE UNDER E.O. 14176

The physical bitmap file may be exported to various yield management tools such as the Yield Manager tool of the present assignee. Yield management tools provide various visualization options, e.g., defect wafermaps, bitmaps, and charts. Kill ratio charts, an example of which is shown in Figure 8, are available to evaluate the degree of detect matches to logic bitmap failures. Bitmap failure intensity stackmaps, an example of which is shown in Figure 9, can suggest areas of the layout susceptible to failure.

If desired, bitmap data may be output into any of various standard output formats for detect data, e.g., KLA format, ESDA format, etc. In this manner, logic mapping data and in-line test data may be collected in a common format for further processing.

An alternative representation of the Logic Map process is shown in Figure 10. Datalogs for each die tested are sent to a server (e.g., a Unix server running an ATPG software package such as Fastscan, Sunrise, etc.). If a chip experiences a fundamental failure, then the datalog obtained for that chip is not usable. Typically, however, a large fraction of the datalogs are usable. The server translates these datalogs into an appropriate simulation format. Logic Map uses the translated data-logs and design data to generate the X,Y coordinates of failing netlist nodes. As described more fully hereinafter, the design data used by the logic mapper may include, for example, input from GDSII layout files, netlist data, and LVS (Layout Versus Schematic) data. After X,Y coordinate data has been obtained, the X,Y coordinate data may then be used for both failure analysis and yield analysis. Whereas failure analysis is usually a rather prolonged process, yield analysis has real-time data requirements. The Logic Map process satisfies these real-time data requirements as described hereinafter.

Referring to Figure 11, a diagram is shown of a Logic Map system in accordance with one embodiment of the invention. As previously described in relation to Figure 10, datalogs for each die tested are sent to a server (e.g., a Unix

014823-116-009

server running an ATPG software package such as Fastscan, Sunrise, etc.) where a fraction of the datalogs are translated into an appropriate simulation format. Logic Map uses the translated datalogs and design data to generate the X,Y coordinates of failing netlist nodes. This information may be stored in a database of a yield management tool such as the Yield Manager tool of Knights Technology.

The Logic Map translator converts incoming diagnostic lists into a standard defect data format. The resulting diagnostic data is combined with in-line inspection data within the Yield Manager database. In an exemplary embodiment, the Yield Manager database is used to overlay in-line defect data and Logic Map data. Once the in-line defect data and the Logic Map data reside in a common format on a common database, client software such as the Yield Manager client, running on high-end (e.g., Windows NT) PCs, may be used to enable visualization of the data in various ways, e.g., wafermaps, charts, layout, etc. In addition, data may be exported in various file formats to facilitate data sharing.

As previously described, many overlay and visual aids are available once the failing netlist trace is translated to a standard defect file format. Defect matching may be performed based on a user-defined proximity radius from defects (in-line) to any point on a Logic Mapper trace. Yield management tools can be used to pre-filter defect data to eliminate "nuisance" defects prior to matching. Defects with product-correlated hits can be exported back to the CAD navigation framework, e.g., for FIB (Focussed Ion Beam) navigation and de-processing. The defects which are hits can be selectively analyzed as a group to determine what defect types are most likely to be fatal and to determine other important distinctions such as defect size or intensity distribution. There results a new paradigm of how to use test data.

## **EXAMPLE**

Logic Map was implemented on a Texas Instruments production line.

Details of the particular implementation are shown in Figure 12. The layout of Figure 12 is such that operations performed are represented in the center column and data (or program) inputs are represented in the left-hand and right-hand flanking columns. The upper portion of the figure relates to electrical diagnostic flow. Note that, as compared to conventional electrical diagnostic flow (Figure 2), in Figure 12, wafers are tested rather than packaged devices. A test program is modified in order to obtain detailed failure data rather than simple "go/no-go" data as in a conventional production line. A die decode table and a decode translator are developed for each device type to ensure that test data associated with a particular die on a wafer is mapped to the correct die coordinates within the Yield Manager database.

The lower portion of the figure relates to the Logic Map process flow. Diagnostic data is translated into a format readable by a polygon file generator. The polygon file generator reads the translated diagnostic data and processes it against the database previously obtained (Figure 4) in order to generate polygon files. These polygon files may in turn be translated to obtain standard defect files of a desired format.

It will be appreciated by those of ordinary skill in the art that the invention can be embodied in other specific forms without departing from the spirit or essential character thereof. The presently disclosed embodiments are therefore considered in all respects to be illustrative and not restrictive. The scope of the invention is indicated by the appended claims rather than the foregoing description, and all changes which come within the meaning and range of equivalents thereof are intended to be embraced therein.

What is claimed is:

1. A method of automated defect localization in the testing of semiconductor integrated circuits, comprising the steps of:

testing the integrated circuits to obtain generalized failure data;

inputting the generalized failure data to a circuit analysis tool;

obtaining from the circuit analysis first localized probable defect data;

performing in-line inspection of the integrated circuits to obtain second localized probable defect data; and

correlating the first and second localized probable defect data.

2. The method of Claim 1, wherein the steps of inputting the generalized failure data to a circuit analysis tool and obtaining from the circuit analysis first localized probable defect data are performed substantially continuously using at least one programmed computer.

3. The method of Claim 1, wherein correlating the first and second localized probable defect data comprises producing a visual overlay of the first and second localized probable defect data.

4. The method of Claim 1, wherein the integrated circuits are logic circuits have built-in self-test capabilities.

5. The method of Claim 1, wherein the generalized failure data is obtained using end-of-line testing of the integrated circuits.

6. The method of Claim 5, wherein the integrated circuits are tested in wafer form.

014823-116-12

7. The method of Claim 1, wherein obtaining from the circuit analysis first localized probable defect data comprises:

creating a database against which the logic defect data is processed to obtain physical defect data; and

processing the logical defect data against the database to obtain physical defect data.

8. The method of Claim 7, wherein creating the database comprises translating design information from a first format to a second format.

9. A system for testing semiconductor integrated circuits, comprising:  
a circuit analysis tool; and  
means for automatically:

applying to the circuit analysis tool generalized failure data;

obtaining from the circuit analysis tool localized probable defect data;

representing the localized probable defect data in a standard format;

and


storing the localized probable defect data on a database server accessible to multiple client machines.

092476726780


## **ABSTRACT OF THE DISCLOSURE**

The present invention, generally speaking, takes advantage of the foregoing capability to determine and display the X,Y location corresponding to a net name, by translating functional test data of a digital logic chip passed through a simulation model which identifies one or more defective nets of the chip. The defective nets are processed against a database of the foregoing type to obtain X,Y coordinate data for these nets, allowing them to be data logged as physical traces on the chip layout. In accordance with an exemplary embodiment, this mapping is performed by taking the output from a functional tester and translating it from a list of failed scan chains into a list of suspected netlist nodes. The X,Y coordinates of suspected netlist nodes are then identified and stored in a database, providing failure analysis and yield enhancement engineers a starting point for performing failure analysis and for immediately understanding whether “in-line” inspection data can account for a given failure. These nodes may then be crossmapped from the circuit design onto the chip’s layout for each of multiple photomask layers within the design. Detailed failure data is gathered and stored at the wafer stage as part of a comprehensive program rather than on an as-needed basis at the packaged part stage. A voluminous amount of high-quality data is therefore obtained in an entirely automated fashion, as opposed to obtaining a comparatively minuscule amount of lesser-quality data in an exceedingly laborious fashion.

卷之三



2008TFW-#9926750



```

DeviceID = DEMOID
LotID = TESTLOT01
WaferID = 01
DIE = -4,0
datalog.scan.10 diagnosis summary, #failing_patterns=9 #defects=2
#unexplainedfails=2
unexplained patterns = 212 250
-----
fault candidates for defect 1, #failing_patterns_explained=5
-----
Warning: Fault candidates will cause passing patterns to fail.
failing patterns explained = 322 706 738 770
type code pin.pathname
-----
1 DS /XTIO_0/XTTLI8_1612/N2_23
1 DS /PI9
-----
diagnosis CPU time = .68 sec

```

FIG 3 (PRIOR ART)




FIG 7




FIG. 5

© 1992 Intel Corporation





FIG. 6



Ready

### Bitmap Fail Intensity Stackmap Vs Layout X, Y Coordinates




Fig 9




Fig 10

## Tester Generated Files




Fig 11




FIG 4 (PRIOR ART)




FIG 12

**COMBINED DECLARATION AND POWER OF ATTORNEY  
FOR UTILITY PATENT APPLICATION**

Attorney's Docket No.  
014823-116

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I BELIEVE I AM THE ORIGINAL, FIRST AND SOLE INVENTOR (if only one name is listed below) OR AN ORIGINAL, FIRST AND JOINT INVENTOR (if more than one name is listed below) OF THE SUBJECT MATTER WHICH IS CLAIMED AND FOR WHICH A PATENT IS SOUGHT ON THE INVENTION ENTITLED:

**IC TEST SOFTWARE SYSTEM FOR MAPPING LOGICAL FUNCTIONAL TEST DATA OF LOGIC INTEGRATED  
CIRCUITS TO PHYSICAL REPRESENTATION**

the specification of which

(check one)

is attached hereto;

was filed on \_\_\_\_\_ as

Application No. \_\_\_\_\_

and was amended on \_\_\_\_\_;  
(if applicable)

I HAVE REVIEWED AND UNDERSTAND THE CONTENTS OF THE ABOVE-IDENTIFIED SPECIFICATION, INCLUDING THE CLAIMS, AS AMENDED BY ANY AMENDMENT REFERRED TO ABOVE;

I ACKNOWLEDGE THE DUTY TO DISCLOSE TO THE OFFICE ALL INFORMATION KNOWN TO ME TO BE MATERIAL TO PATENTABILITY AS DEFINED IN TITLE 37, CODE OF FEDERAL REGULATIONS, Sec. 1.56 (as amended effective March 16, 1992);

I do not know and do not believe the said invention was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to said application; that said invention was not in public use or on sale in the United States of America more than one year prior to said application; that said invention has not been patented or made the subject of an inventor's certificate issued before the date of said application in any country foreign to the United States of America on any application filed by me or my legal representatives or assigns more than twelve months prior to said application;

I hereby claim foreign priority benefits under Title 35, United States Code Sec. 119 and/or Sec. 365 of any foreign application(s) for patent or inventor's certificate as indicated below and have also identified below any foreign application for patent or inventor's certificate on this invention having a filing date before that of the application(s) on which priority is claimed:

**COMBINED DECLARATION AND POWER OF ATTORNEY**

 Attorney's Docket No.  
 014823-116

COUNTRY/INTERNATIONAL	APPLICATION NUMBER	DATE OF FILING (day, month, year)	PRIORITY CLAIMED
			YES <u>      </u> NO <u>      </u>
			YES <u>      </u> NO <u>      </u>

I hereby appoint the following attorneys and agent(s) to prosecute said application and to transact all business in the Patent and Trademark Office connected therewith and to file, prosecute and to transact all business in connection with international applications directed to said invention:

William L. Mathis	17,337	Robert G. Mukai	28,531	Bruce J. Boggs, Jr.	32,344
Peter H. Smolka	15,913	George A. Hovanec, Jr.	28,223	William H. Benz	25,952
Robert S. Swecker	19,885	James A. LaBarre	28,632	Peter K. Skiff	31,917
Platon N. Mandros	22,124	E. Joseph Gess	28,510	Richard J. McGrath	29,195
Benton S. Duffett, Jr.	22,030	R. Danny Huntington	27,903	Matthew L. Schneider	32,814
Joseph R. Magnone	24,239	Eric H. Weisblatt	30,505	Michael G. Savage	32,596
Norman H. Stepno	22,716	James W. Peterson	26,057	Gerald F. Swiss	30,113
Ronald L. Grudziecki	24,970	Teresa Stanek Rea	30,427	Michael J. Ure	33,089
Frederick G. Michaud, Jr.	26,003	Robert E. Krebs	25,885	Charles F. Wieland III	33,096
Alan E. Kopecki	25,813	Robert M. Schulman	31,196	Bruce T. Wieder	33,815
Regis E. Slutter	26,999	William C. Rowland	30,888	Todd R. Walters	34,040
Samuel C. Miller, III	27,360	T. Gene Dillahunt	25,423		
Ralph L. Freeland, Jr.	16,110	Patrick C. Keane	32,858		

and:

Address all correspondence to:

Robert E. Krebs  
 BURNS, DOANE, SWECKER & MATHIS, L.L.P.  
 P.O. Box 1404  
 Alexandria, Virginia 22313-1404

Address all telephone calls to: Michael J. Ure at (650) 854-7400.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF SOLE OR FIRST INVENTOR	SIGNATURE	DATE
Shawn Smith		
RESIDENCE	CITIZENSHIP	
2001 South Mopac, Apt. 2436, Austin, Texas 78746	United States of America	
POST OFFICE ADDRESS		
Same as above		
FULL NAME OF SECOND JOINT INVENTOR, IF ANY	SIGNATURE	DATE
Hari Balachandran		
RESIDENCE	CITIZENSHIP	
7421 Frankford Road, Apt. 212, Dallas, Texas 75252	India	
POST OFFICE ADDRESS		
Same as above		
FULL NAME OF THIRD JOINT INVENTOR, IF ANY	SIGNATURE	DATE
Jason Parker		
RESIDENCE	CITIZENSHIP	
307 Pinyon Lane, Coppell, Texas 75019	United States of America	
POST OFFICE ADDRESS		
Same as above		